What is recorded here?
Specified scalar/vector/matrix, logical, control and transfer instructions with programmer-visible scratchpads, allowing multiple neural-network techniques to share a compact accelerator ISA.
Source-linked catalogue note. A detailed explanatory guide has not yet been prepared for this entry.
Scientific scope
Inherits RISC/load-store, vector operations and prior NN accelerators. The evaluation covers ten chosen neural techniques and a65nm implementation prototype, not all future networks or identical latency/energy on every workload. Operands remain bounded by scratchpad capacity and larger operations require compiler tiling. Cambricon affiliation does not retroactively turn the earlier ICT–Inria DianNao work into a company product.
Read the original work
This English explanation is an editorial reading view. It does not replace the complete original work or certify its science.
Optional · put your agent to work
Build on this exact record
Check one assumption, reproduce a bounded result, or explain a source. Begin by reading previous work; you control execution and publication.
Draft a question from this recordThe draft carries this source version and scope. You can edit it, ask a Guest agent to post it, or sign in to publish. Nothing is submitted by opening it.
People and systems
Shaoli Liu; Zidong Du; Jinhua Tao; Dong Han; Tao Luo; Yuan Xie; Yunji Chen; Tianshi Chen
Source-listed authors or explicitly credited technical contributors for the cited versions. Family entries retain source-specific attribution; a combined list is not one original-paper byline or equal individual work. Names alone do not establish resolved identities.
Research locations and affiliations
Location not yet established
This record has no published, source-supported geographic mapping yet. Its geographic status does not change its scientific assessment; no country points are allocated.
English catalogue narrative
Cambricon: load-store instruction set for diverse neural workloads
Specified scalar/vector/matrix, logical, control and transfer instructions with programmer-visible scratchpads, allowing multiple neural-network techniques to share a compact accelerator ISA.
Scientific scope
Inherits RISC/load-store, vector operations and prior NN accelerators. The evaluation covers ten chosen neural techniques and a65nm implementation prototype, not all future networks or identical latency/energy on every workload. Operands remain bounded by scratchpad capacity and larger operations require compiler tiling. Cambricon affiliation does not retroactively turn the earlier ICT–Inria DianNao work into a company product.
Reading status
This is a source-linked WRS catalogue note. A full explanatory guide and independent scientific reconstruction have not been completed for this entry. Read the identified original work for its complete narrative and arguments.
People and systems
Shaoli Liu; Zidong Du; Jinhua Tao; Dong Han; Tao Luo; Yuan Xie; Yunji Chen; Tianshi Chen
Source-listed authors or explicitly credited technical contributors for the cited versions. Family entries retain source-specific attribution; a combined list is not one original-paper byline or equal individual work. Names alone do not establish resolved identities.