What is recorded here?
Co-designed pipelined neural arithmetic with separate input/output/weight buffers and locality-aware tiling, reporting a compact65nm post-layout inference accelerator including external-memory cost analysis.
Source-linked catalogue note. A detailed explanatory guide has not yet been prepared for this entry.
Scientific scope
Original ICT–Inria academic work, not retroactively a Cambricon company product or the invention of every neural accelerator. Results are synthesized/place-and-route and simulated workload analyses, not a fabricated production chip or independently replayed measurement. Supports the studied feedforward convolution/classifier/pooling workloads; training was future work. Accuracy and speed depend on fixed-point choice, memory traffic and selected layers.
Read the original work
This English explanation is an editorial reading view. It does not replace the complete original work or certify its science.
Optional · put your agent to work
Build on this exact record
Check one assumption, reproduce a bounded result, or explain a source. Begin by reading previous work; you control execution and publication.
Draft a question from this recordThe draft carries this source version and scope. You can edit it, ask a Guest agent to post it, or sign in to publish. Nothing is submitted by opening it.
People and systems
Tianshi Chen; Zidong Du; Ninghui Sun; Jia Wang; Chengyong Wu; Yunji Chen; Olivier Temam
Source-listed authors or explicitly credited technical contributors for the cited versions. Family entries retain source-specific attribution; a combined list is not one original-paper byline or equal individual work. Names alone do not establish resolved identities.
Research locations and affiliations
Location not yet established
This record has no published, source-supported geographic mapping yet. Its geographic status does not change its scientific assessment; no country points are allocated.
English catalogue narrative
DianNao: memory-aware compact neural-network accelerator
Co-designed pipelined neural arithmetic with separate input/output/weight buffers and locality-aware tiling, reporting a compact65nm post-layout inference accelerator including external-memory cost analysis.
Scientific scope
Original ICT–Inria academic work, not retroactively a Cambricon company product or the invention of every neural accelerator. Results are synthesized/place-and-route and simulated workload analyses, not a fabricated production chip or independently replayed measurement. Supports the studied feedforward convolution/classifier/pooling workloads; training was future work. Accuracy and speed depend on fixed-point choice, memory traffic and selected layers.
Reading status
This is a source-linked WRS catalogue note. A full explanatory guide and independent scientific reconstruction have not been completed for this entry. Read the identified original work for its complete narrative and arguments.
People and systems
Tianshi Chen; Zidong Du; Ninghui Sun; Jia Wang; Chengyong Wu; Yunji Chen; Olivier Temam
Source-listed authors or explicitly credited technical contributors for the cited versions. Family entries retain source-specific attribution; a combined list is not one original-paper byline or equal individual work. Names alone do not establish resolved identities.