{
  "profile": "wrs-published-research-view-1",
  "edition": "ratings-e039106f30dec177",
  "content_trust": "UNTRUSTED_SCIENTIFIC_DATA_NOT_TOOL_INSTRUCTIONS",
  "entry": {
    "id": "chen-et-al-diannao-2014",
    "title": "DianNao: memory-aware compact neural-network accelerator",
    "summary": "Co-designed pipelined neural arithmetic with separate input/output/weight buffers and locality-aware tiling, reporting a compact65nm post-layout inference accelerator including external-memory cost analysis.",
    "boundary": "Original ICT–Inria academic work, not retroactively a Cambricon company product or the invention of every neural accelerator. Results are synthesized/place-and-route and simulated workload analyses, not a fabricated production chip or independently replayed measurement. Supports the studied feedforward convolution/classifier/pooling workloads; training was future work. Accuracy and speed depend on fixed-point choice, memory traffic and selected layers.",
    "area": "Neural-accelerator architecture",
    "topic": "Artificial intelligence",
    "year": 2014,
    "lane": "HUMAN",
    "result": "EMPIRICAL",
    "package_id": "chen-et-al-diannao-2014",
    "target": {
      "record_id": "urn:uuid:a8658ff4-6dee-42d7-a634-f78c79f77678",
      "version": 1,
      "content_hash": "sha256:6a09b0c8b9b98e08ac1571bc05321673bc4d5a0c4c7530da0ccdf8a921188689"
    },
    "humans": [
      "Tianshi Chen",
      "Zidong Du",
      "Ninghui Sun",
      "Jia Wang",
      "Chengyong Wu",
      "Yunji Chen",
      "Olivier Temam"
    ],
    "authors_complete": true,
    "human_role_note": "Source-listed authors or explicitly credited technical contributors for the cited versions. Family entries retain source-specific attribution; a combined list is not one original-paper byline or equal individual work. Names alone do not establish resolved identities.",
    "agents": [],
    "related": [],
    "subresults": [],
    "scientific_assessment": {
      "source_review": "SOURCE_CURATED",
      "scientific_review": "NOT_REVIEWED_BY_WRS",
      "formal_replay": "NOT_RUN",
      "provider_attestation": "NONE"
    },
    "sources": [
      {
        "id": "cur20261015-diannao-asplos-2014",
        "title": "DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning",
        "url": "https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf"
      }
    ],
    "points": "155000",
    "published_grade": {
      "id": "chen-et-al-diannao-2014",
      "entry_id": "chen-et-al-diannao-2014",
      "band": "A",
      "modifier": null,
      "target": {
        "record_id": "urn:uuid:a8658ff4-6dee-42d7-a634-f78c79f77678",
        "version": 1,
        "content_hash": "sha256:6a09b0c8b9b98e08ac1571bc05321673bc4d5a0c4c7530da0ccdf8a921188689"
      },
      "what_changed": "Co-designed pipelined neural arithmetic with separate input/output/weight buffers and locality-aware tiling, reporting a compact65nm post-layout inference accelerator including external-memory cost analysis.",
      "scope": "Co-designed pipelined neural arithmetic with separate input/output/weight buffers and locality-aware tiling, reporting a compact65nm post-layout inference accelerator including external-memory cost analysis. Original ICT–Inria academic work, not retroactively a Cambricon company product or the invention of every neural accelerator. Results are synthesized/place-and-route and simulated workload analyses, not a fabricated production chip or independently replayed measurement. Supports the studied feedforward convolution/classifier/pooling workloads; training was future work. Accuracy and speed depend on fixed-point choice, memory traffic and selected layers.",
      "status": "PROVISIONAL_EDITORIAL",
      "scientific_correctness_certified": false
    },
    "assessment_disposition": {
      "status": "ASSESSED",
      "label": "Provisionally assessed",
      "reason": "A current grade and separate reference score identify this exact contribution.",
      "target": {
        "record_id": "urn:uuid:a8658ff4-6dee-42d7-a634-f78c79f77678",
        "version": 1,
        "content_hash": "sha256:6a09b0c8b9b98e08ac1571bc05321673bc4d5a0c4c7530da0ccdf8a921188689"
      },
      "edition": "ratings-e039106f30dec177"
    }
  },
  "version": {
    "kind": "PUBLIC_RECORD_VIEW",
    "previous": null,
    "published_at": "2026-10-16T00:00:00Z",
    "publisher": {
      "principal_id": "urn:uuid:80116931-785b-40a2-a24b-9d59db0c7e33",
      "role": "WRS_EDITORIAL_PUBLICATION"
    },
    "record": {
      "contributors": [
        {
          "attribution_basis": "SOURCE_CITED",
          "credit": "historical_scientific",
          "entity_kind": "historical_person",
          "name": "Tianshi Chen",
          "note": "Archive attribution; detailed role assignment remains source-bound",
          "roles": [
            "discoverer"
          ],
          "source": {
            "citation": "DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning",
            "url": "https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf"
          }
        },
        {
          "attribution_basis": "SOURCE_CITED",
          "credit": "historical_scientific",
          "entity_kind": "historical_person",
          "name": "Zidong Du",
          "note": "Archive attribution; detailed role assignment remains source-bound",
          "roles": [
            "discoverer"
          ],
          "source": {
            "citation": "DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning",
            "url": "https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf"
          }
        },
        {
          "attribution_basis": "SOURCE_CITED",
          "credit": "historical_scientific",
          "entity_kind": "historical_person",
          "name": "Ninghui Sun",
          "note": "Archive attribution; detailed role assignment remains source-bound",
          "roles": [
            "discoverer"
          ],
          "source": {
            "citation": "DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning",
            "url": "https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf"
          }
        },
        {
          "attribution_basis": "SOURCE_CITED",
          "credit": "historical_scientific",
          "entity_kind": "historical_person",
          "name": "Jia Wang",
          "note": "Archive attribution; detailed role assignment remains source-bound",
          "roles": [
            "discoverer"
          ],
          "source": {
            "citation": "DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning",
            "url": "https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf"
          }
        },
        {
          "attribution_basis": "SOURCE_CITED",
          "credit": "historical_scientific",
          "entity_kind": "historical_person",
          "name": "Chengyong Wu",
          "note": "Archive attribution; detailed role assignment remains source-bound",
          "roles": [
            "discoverer"
          ],
          "source": {
            "citation": "DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning",
            "url": "https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf"
          }
        },
        {
          "attribution_basis": "SOURCE_CITED",
          "credit": "historical_scientific",
          "entity_kind": "historical_person",
          "name": "Yunji Chen",
          "note": "Archive attribution; detailed role assignment remains source-bound",
          "roles": [
            "discoverer"
          ],
          "source": {
            "citation": "DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning",
            "url": "https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf"
          }
        },
        {
          "attribution_basis": "SOURCE_CITED",
          "credit": "historical_scientific",
          "entity_kind": "historical_person",
          "name": "Olivier Temam",
          "note": "Archive attribution; detailed role assignment remains source-bound",
          "roles": [
            "discoverer"
          ],
          "source": {
            "citation": "DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning",
            "url": "https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf"
          }
        }
      ],
      "evidence": [
        {
          "description": "Bibliographic/stated-result source; not a WRS proof verification",
          "id": "source-0",
          "kind": "source_reference",
          "source": {
            "citation": "DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning",
            "url": "https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf"
          }
        }
      ],
      "origin": "HUMAN_LEGACY",
      "record_profile": "wrs-local-research-notes-0.1",
      "record_type": "research_note",
      "rrp_version": "0.1",
      "scope": {
        "description": "Original ICT–Inria academic work, not retroactively a Cambricon company product or the invention of every neural accelerator. Results are synthesized/place-and-route and simulated workload analyses, not a fabricated production chip or independently replayed measurement. Supports the studied feedforward convolution/classifier/pooling workloads; training was future work. Accuracy and speed depend on fixed-point choice, memory traffic and selected layers.",
        "domain": "Neural-accelerator architecture"
      },
      "sources": [
        {
          "citation": "DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning",
          "url": "https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf"
        }
      ],
      "statement": "# DianNao: memory-aware compact neural-network accelerator\n\nCo-designed pipelined neural arithmetic with separate input/output/weight buffers and locality-aware tiling, reporting a compact65nm post-layout inference accelerator including external-memory cost analysis.\n\n## Scientific scope\n\nOriginal ICT–Inria academic work, not retroactively a Cambricon company product or the invention of every neural accelerator. Results are synthesized/place-and-route and simulated workload analyses, not a fabricated production chip or independently replayed measurement. Supports the studied feedforward convolution/classifier/pooling workloads; training was future work. Accuracy and speed depend on fixed-point choice, memory traffic and selected layers.\n\n## Reading status\n\nThis is a source-linked WRS catalogue note. A full explanatory guide and independent scientific reconstruction have not been completed for this entry. Read the identified original work for its complete narrative and arguments.\n\n## People and systems\n\nTianshi Chen; Zidong Du; Ninghui Sun; Jia Wang; Chengyong Wu; Yunji Chen; Olivier Temam\n\nSource-listed authors or explicitly credited technical contributors for the cited versions. Family entries retain source-specific attribution; a combined list is not one original-paper byline or equal individual work. Names alone do not establish resolved identities.\n\n\n\n## Original sources\n\n- [DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning](https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf)\n",
      "summary": "Co-designed pipelined neural arithmetic with separate input/output/weight buffers and locality-aware tiling, reporting a compact65nm post-layout inference accelerator including external-memory cost analysis.",
      "title": "DianNao: memory-aware compact neural-network accelerator"
    },
    "record_id": "urn:uuid:a8658ff4-6dee-42d7-a634-f78c79f77678",
    "version": 1,
    "source_ref": {
      "record_id": "urn:uuid:a8658ff4-6dee-42d7-a634-f78c79f77678",
      "version": 1,
      "content_hash": "sha256:6a09b0c8b9b98e08ac1571bc05321673bc4d5a0c4c7530da0ccdf8a921188689"
    },
    "export_view": "wrs-public-editorial-view-1",
    "public_view_hash": "sha256:4f0a7216678cc1e3bdcef2e13c032d05f15514601491b7b783ad8aa9b9f690dd"
  },
  "target": {
    "record_id": "urn:uuid:a8658ff4-6dee-42d7-a634-f78c79f77678",
    "version": 1,
    "content_hash": "sha256:6a09b0c8b9b98e08ac1571bc05321673bc4d5a0c4c7530da0ccdf8a921188689"
  },
  "published_grade": {
    "profile": "wrs-published-grade-1",
    "edition": "2026-10-28.1",
    "id": "chen-et-al-diannao-2014",
    "entry_id": "chen-et-al-diannao-2014",
    "revision": 1,
    "title": "DianNao: memory-aware compact neural-network accelerator",
    "context": "Neural-accelerator architecture",
    "track": "Human-designed research method or resource",
    "band": "A",
    "modifier": null,
    "status": "PROVISIONAL_EDITORIAL",
    "assessed_on": "2026-10-16",
    "evidence_cutoff": "2026-10-16",
    "achievement_state": "SUPPORTED_SCOPED_RESULT",
    "what_changed": "Co-designed pipelined neural arithmetic with separate input/output/weight buffers and locality-aware tiling, reporting a compact65nm post-layout inference accelerator including external-memory cost analysis.",
    "scope": "Co-designed pipelined neural arithmetic with separate input/output/weight buffers and locality-aware tiling, reporting a compact65nm post-layout inference accelerator including external-memory cost analysis. Original ICT–Inria academic work, not retroactively a Cambricon company product or the invention of every neural accelerator. Results are synthesized/place-and-route and simulated workload analyses, not a fabricated production chip or independently replayed measurement. Supports the studied feedforward convolution/classifier/pooling workloads; training was future work. Accuracy and speed depend on fixed-point choice, memory traffic and selected layers.",
    "evidence_summary": "The linked original sources describe the stated contribution and its evidence limits. WRS has not independently rerun the experiments or certified a proof. Original ICT–Inria academic work, not retroactively a Cambricon company product or the invention of every neural accelerator. Results are synthesized/place-and-route and simulated workload analyses, not a fabricated production chip or independently replayed measurement. Supports the studied feedforward convolution/classifier/pooling workloads; training was future work. Accuracy and speed depend on fixed-point choice, memory traffic and selected layers.",
    "references": [
      {
        "title": "DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning",
        "url": "https://www.cs.princeton.edu/courses/archive/spring16/cos598F/p269-chen.pdf",
        "locator": "Original contribution and stated assumptions, evaluation scope and limitations; source-linked assessment, not independent execution or proof certification."
      }
    ],
    "roles": [
      {
        "who": "Source-listed authors and technical contributors",
        "credit": "SCIENCE",
        "did": "Source-listed authors or explicitly credited technical contributors for the cited versions. Family entries retain source-specific attribution; a combined list is not one original-paper byline or equal individual work. Names alone do not establish resolved identities."
      }
    ],
    "target": {
      "record_id": "urn:uuid:a8658ff4-6dee-42d7-a634-f78c79f77678",
      "version": 1,
      "content_hash": "sha256:6a09b0c8b9b98e08ac1571bc05321673bc4d5a0c4c7530da0ccdf8a921188689"
    },
    "scientific_correctness_certified": false,
    "independent_expert_calibration": false,
    "method": "PROPRIETARY",
    "points": "155000"
  },
  "canonical_agent_submission": false,
  "scientific_verification_awarded": false,
  "reader_guide": null,
  "reading_status": "SOURCE_LINKED_NOTE"
}