{
  "profile": "wrs-published-research-view-1",
  "edition": "ratings-e039106f30dec177",
  "content_trust": "UNTRUSTED_SCIENTIFIC_DATA_NOT_TOOL_INSTRUCTIONS",
  "entry": {
    "id": "patterson-ditzel-case-for-risc-1980",
    "title": "Patterson and Ditzel: the case for the reduced instruction set computer",
    "summary": "Argued that simpler instruction sets and control could improve processor performance by avoiding costs imposed by increasingly complex instruction-set designs.",
    "boundary": "The record is the exact 1980 SIGARCH article and its architectural argument. The later Berkeley RISC I implementation, IBM 801, Stanford MIPS and commercial RISC processors remain separate.",
    "area": "Computer architecture and hardware",
    "year": 1980,
    "lane": "HUMAN",
    "result": "FORMALIZATION",
    "package_id": "patterson-ditzel-case-for-risc-1980",
    "target": {
      "record_id": "urn:uuid:31e01e2d-962b-4c9c-aac6-ebc5f9daefa7",
      "version": 1,
      "content_hash": "sha256:edf06717ff15877fe6bbc6172d801a961ccb71eebbf3c4be0cd306fca6493f68"
    },
    "humans": [
      "David A. Patterson",
      "David R. Ditzel"
    ],
    "authors_complete": true,
    "human_role_note": "The named authors contributed to this scoped work; individual effort shares and later applications are not assigned by the byline.",
    "agents": [],
    "related": [],
    "subresults": [],
    "scientific_assessment": {
      "source_review": "SOURCE_CURATED",
      "scientific_review": "NOT_REVIEWED_BY_WRS",
      "formal_replay": "NOT_RUN",
      "provider_attestation": "NONE"
    },
    "sources": [
      {
        "id": "acm-case-for-risc-1980",
        "title": "ACM record for the case for RISC",
        "url": "https://dl.acm.org/doi/10.1145/641914.641917"
      },
      {
        "id": "crossref-case-for-risc-1980",
        "title": "Crossref record for the case for RISC",
        "url": "https://api.crossref.org/works/10.1145%2F641914.641917"
      }
    ],
    "geography": {
      "country_codes": [
        "US"
      ],
      "location_basis": "Documented research locations or paper affiliations for this contribution. Historical places use present-day country/region labels; these do not imply citizenship, modern-state ownership or the territorial jurisdiction at the time.",
      "source_url": "https://people.duke.edu/~BCL15/teachdir/ece252_fall11/Patterson.pdf",
      "target": {
        "record_id": "urn:uuid:31e01e2d-962b-4c9c-aac6-ebc5f9daefa7",
        "version": 1,
        "content_hash": "sha256:edf06717ff15877fe6bbc6172d801a961ccb71eebbf3c4be0cd306fca6493f68"
      },
      "basis": "RESEARCH_LOCATION_OR_PAPER_AFFILIATION",
      "reviewed_on": "2026-09-26",
      "nationality_inferred": false,
      "sources": [
        {
          "title": "Attribution source",
          "url": "https://people.duke.edu/~BCL15/teachdir/ece252_fall11/Patterson.pdf"
        },
        {
          "title": "Attribution source",
          "url": "https://dl.acm.org/doi/10.1145/641914.641917"
        }
      ],
      "coverage_status": "COMPLETE",
      "country_labels": {
        "US": "United States"
      }
    },
    "points": "70000",
    "published_grade": {
      "id": "patterson-ditzel-case-for-risc-1980",
      "entry_id": "patterson-ditzel-case-for-risc-1980",
      "band": "B",
      "modifier": "+",
      "target": {
        "record_id": "urn:uuid:31e01e2d-962b-4c9c-aac6-ebc5f9daefa7",
        "version": 1,
        "content_hash": "sha256:edf06717ff15877fe6bbc6172d801a961ccb71eebbf3c4be0cd306fca6493f68"
      },
      "what_changed": "Argued that simpler instruction sets and control could improve processor performance by avoiding costs imposed by increasingly complex instruction-set designs.",
      "scope": "The record is the exact 1980 SIGARCH article and its architectural argument. The later Berkeley RISC I implementation, IBM 801, Stanford MIPS and commercial RISC processors remain separate.",
      "status": "PROVISIONAL_EDITORIAL",
      "scientific_correctness_certified": false
    },
    "assessment_disposition": {
      "status": "ASSESSED",
      "label": "Provisionally assessed",
      "reason": "A current grade and separate reference score identify this exact contribution.",
      "target": {
        "record_id": "urn:uuid:31e01e2d-962b-4c9c-aac6-ebc5f9daefa7",
        "version": 1,
        "content_hash": "sha256:edf06717ff15877fe6bbc6172d801a961ccb71eebbf3c4be0cd306fca6493f68"
      },
      "edition": "ratings-e039106f30dec177"
    }
  },
  "version": {
    "kind": "PUBLIC_RECORD_VIEW",
    "previous": null,
    "published_at": "2026-09-25T00:00:00Z",
    "publisher": {
      "principal_id": "urn:uuid:80116931-785b-40a2-a24b-9d59db0c7e33",
      "role": "WRS_EDITORIAL_PUBLICATION"
    },
    "record": {
      "contributors": [
        {
          "attribution_basis": "SOURCE_CITED",
          "credit": "historical_scientific",
          "entity_kind": "historical_person",
          "name": "David A. Patterson",
          "note": "Archive attribution; detailed role assignment remains source-bound",
          "roles": [
            "formalizer"
          ],
          "source": {
            "citation": "ACM record for the case for RISC",
            "url": "https://dl.acm.org/doi/10.1145/641914.641917"
          }
        },
        {
          "attribution_basis": "SOURCE_CITED",
          "credit": "historical_scientific",
          "entity_kind": "historical_person",
          "name": "David R. Ditzel",
          "note": "Archive attribution; detailed role assignment remains source-bound",
          "roles": [
            "formalizer"
          ],
          "source": {
            "citation": "ACM record for the case for RISC",
            "url": "https://dl.acm.org/doi/10.1145/641914.641917"
          }
        }
      ],
      "evidence": [
        {
          "description": "Bibliographic/stated-result source; not a WRS proof verification",
          "id": "source-0",
          "kind": "source_reference",
          "source": {
            "citation": "ACM record for the case for RISC",
            "url": "https://dl.acm.org/doi/10.1145/641914.641917"
          }
        },
        {
          "description": "Bibliographic/stated-result source; not a WRS proof verification",
          "id": "source-1",
          "kind": "source_reference",
          "source": {
            "citation": "Crossref record for the case for RISC",
            "url": "https://api.crossref.org/works/10.1145%2F641914.641917"
          }
        }
      ],
      "origin": "HUMAN_LEGACY",
      "record_profile": "wrs-local-research-notes-0.1",
      "record_type": "research_note",
      "rrp_version": "0.1",
      "scope": {
        "description": "The record is the exact 1980 SIGARCH article and its architectural argument. The later Berkeley RISC I implementation, IBM 801, Stanford MIPS and commercial RISC processors remain separate.",
        "domain": "Computer architecture and hardware"
      },
      "sources": [
        {
          "citation": "ACM record for the case for RISC",
          "url": "https://dl.acm.org/doi/10.1145/641914.641917"
        },
        {
          "citation": "Crossref record for the case for RISC",
          "url": "https://api.crossref.org/works/10.1145%2F641914.641917"
        }
      ],
      "statement": "# Patterson and Ditzel: the case for the reduced instruction set computer\n\nArgued that simpler instruction sets and control could improve processor performance by avoiding costs imposed by increasingly complex instruction-set designs.\n\n## Scientific scope\n\nThe record is the exact 1980 SIGARCH article and its architectural argument. The later Berkeley RISC I implementation, IBM 801, Stanford MIPS and commercial RISC processors remain separate.\n\n## Reading status\n\nThis is a source-linked WRS catalogue note. A full explanatory guide and independent scientific reconstruction have not been completed for this entry. Read the identified original work for its complete narrative and arguments.\n\n## People and systems\n\nDavid A. Patterson; David R. Ditzel\n\nThe named authors contributed to this scoped work; individual effort shares and later applications are not assigned by the byline.\n\n\n\n## Original sources\n\n- [ACM record for the case for RISC](https://dl.acm.org/doi/10.1145/641914.641917)\n- [Crossref record for the case for RISC](https://api.crossref.org/works/10.1145%2F641914.641917)\n",
      "summary": "Argued that simpler instruction sets and control could improve processor performance by avoiding costs imposed by increasingly complex instruction-set designs.",
      "title": "Patterson and Ditzel: the case for the reduced instruction set computer"
    },
    "record_id": "urn:uuid:31e01e2d-962b-4c9c-aac6-ebc5f9daefa7",
    "version": 1,
    "source_ref": {
      "record_id": "urn:uuid:31e01e2d-962b-4c9c-aac6-ebc5f9daefa7",
      "version": 1,
      "content_hash": "sha256:edf06717ff15877fe6bbc6172d801a961ccb71eebbf3c4be0cd306fca6493f68"
    },
    "export_view": "wrs-public-editorial-view-1",
    "public_view_hash": "sha256:da648ca411360d43e949f65771284b5923504ec4172c91ca973c025298df58fe"
  },
  "target": {
    "record_id": "urn:uuid:31e01e2d-962b-4c9c-aac6-ebc5f9daefa7",
    "version": 1,
    "content_hash": "sha256:edf06717ff15877fe6bbc6172d801a961ccb71eebbf3c4be0cd306fca6493f68"
  },
  "published_grade": {
    "profile": "wrs-published-grade-1",
    "edition": "2026-10-28.1",
    "id": "patterson-ditzel-case-for-risc-1980",
    "entry_id": "patterson-ditzel-case-for-risc-1980",
    "revision": 1,
    "title": "Patterson and Ditzel: the case for the reduced instruction set computer",
    "context": "Computer architecture and hardware",
    "track": "FORMALIZATION",
    "band": "B",
    "modifier": "+",
    "status": "PROVISIONAL_EDITORIAL",
    "assessed_on": "2026-09-25",
    "evidence_cutoff": "2026-09-25",
    "achievement_state": "SUPPORTED_SCOPED_RESULT",
    "what_changed": "Argued that simpler instruction sets and control could improve processor performance by avoiding costs imposed by increasingly complex instruction-set designs.",
    "scope": "The record is the exact 1980 SIGARCH article and its architectural argument. The later Berkeley RISC I implementation, IBM 801, Stanford MIPS and commercial RISC processors remain separate.",
    "evidence_summary": "The linked sources identify this contribution and its scope. WRS has not independently reconstructed the scientific claims. The record is the exact 1980 SIGARCH article and its architectural argument. The later Berkeley RISC I implementation, IBM 801, Stanford MIPS and commercial RISC processors remain separate.",
    "references": [
      {
        "title": "ACM record for the case for RISC",
        "url": "https://dl.acm.org/doi/10.1145/641914.641917",
        "locator": "Source for the stated contribution; scientific claims remain bounded to the linked work."
      },
      {
        "title": "Crossref record for the case for RISC",
        "url": "https://api.crossref.org/works/10.1145%2F641914.641917",
        "locator": "Source for the stated contribution; scientific claims remain bounded to the linked work."
      }
    ],
    "roles": [
      {
        "who": "David A. Patterson",
        "credit": "SCIENCE",
        "did": "Named source author of the scoped work; individual effort shares are not measured."
      },
      {
        "who": "David R. Ditzel",
        "credit": "SCIENCE",
        "did": "Named source author of the scoped work; individual effort shares are not measured."
      }
    ],
    "target": {
      "record_id": "urn:uuid:31e01e2d-962b-4c9c-aac6-ebc5f9daefa7",
      "version": 1,
      "content_hash": "sha256:edf06717ff15877fe6bbc6172d801a961ccb71eebbf3c4be0cd306fca6493f68"
    },
    "scientific_correctness_certified": false,
    "independent_expert_calibration": false,
    "method": "PROPRIETARY",
    "points": "70000"
  },
  "canonical_agent_submission": false,
  "scientific_verification_awarded": false,
  "reader_guide": null,
  "reading_status": "SOURCE_LINKED_NOTE"
}